

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 July 2003 (24.07.2003)

PCT

(10) International Publication Number
WO 2003/060727 A3

(51) International Patent Classification⁷: **G06F 13/42, 1/04**

(21) International Application Number:
PCT/IB2002/005204

(22) International Filing Date: 6 December 2002 (06.12.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02075578.1 2 January 2002 (02.01.2002) EP

(71) Applicant (for all designated States except US): **KONIN-
KLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **KESSELS, Jozef,
L., W.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eind-
hoven (NL); **PEETERS, Adrianus, M., G.** [NL/NL]; Prof.
Holstlaan 6, NL-5656 AA Eindhoven (NL); **WIELAGE,
Paul** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven
(NL).

(74) Agent: **GROENENDAAL, Antonius, W., M.**; Philips
Intellectual Property & Standards, Prof. Holstlaan 6,
NL-5656 AA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE,
SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ,
VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK,
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).


Published:

— with international search report

(88) Date of publication of the international search report:
11 March 2004

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: INFORMATION EXCHANGE BETWEEN LOCALLY SYNCHRONOUS CIRCUITS



(57) Abstract: A locally synchronous circuit mod-
ule has a delay circuit having an input and output
coupled to a clock input. The delay circuit provides
a delay which when incorporated in a clock oscillator
ensures a clock period that is at least as long as needed
to transfer information between the storage elements.
A handshake circuit is provided for generating hand-
shake signals for timing information transfer between
the locally synchronous circuit module and a further
circuit. The handshake circuit comprises the delay
circuit, so that at least part of the handshake signals
during a handshake transaction are timed by travel-
ling through the delay circuit and are applied to the
clock input to clock the locally synchronous circuit
module.

WO 2003/060727 A3

INTERNATIONAL SEARCH REPORT

International Application No

PCT/02/05204

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 G06F13/42 G06F1/04

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, COMPENDEX, INSPEC, PAJ, IBM-TDB, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P, X	<p>JOEP KESSELS, AD PEETERS, PAUL WIELAGE, SUK-JIN KIM: "Clock Synchronization through Handshake Signalling" PROCEEDINGS OF THE EIGHT INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC'02), 8 - 11 April 2002, pages 1-10, XP002259849 the whole document</p> <p style="text-align: center;">--- -/--</p>	1-10



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

30 October 2003

Date of mailing of the international search report

22/12/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Pfab, S

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>BORMANN D S ET AL: "Asynchronous wrapper for heterogeneous systems" COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, 1997. ICCD '97. PROCEEDINGS., 1997 IEEE INTERNATIONAL CONFERENCE ON AUSTIN, TX, USA 12-15 OCT. 1997, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 12 October 1997 (1997-10-12), pages 307-314, XP010251752 ISBN: 0-8186-8206-X the whole document</p> <p>---</p>	
A	<p>MUTTERSBACH J ET AL: "Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems" ASIC/SOC CONFERENCE, 1999. PROCEEDINGS. TWELFTH ANNUAL IEEE INTERNATIONAL WASHINGTON, DC, USA 15-18 SEPT. 1999, PISCATAWAY, NJ, USA, IEEE, US, 15 September 1999 (1999-09-15), pages 317-321, XP010360322 ISBN: 0-7803-5632-2 the whole document</p> <p>---</p>	
A	<p>MUTTERSBACH J ET AL: "Practical design of globally-asynchronous locally-synchronous systems" ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2000. (ASYNCH 2000). PROCEEDINGS. SIXTH INTERNATIONAL SYMPOSIUM ON EILAT, ISRAEL 2-6 APRIL 2000, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 2 April 2000 (2000-04-02), pages 52-59, XP010377337 ISBN: 0-7695-0586-4 the whole document</p> <p>-----</p>	